

GSJ: Volume 10, Issue 2, February 2022, Online: ISSN 2320-9186
www.globalscientificjournal.com

- [4] R. Arunn Veeraraghavan, "A Review on Low Power VLSI Design Techniques", *International Research Journal of Engineering and Technology* (IRJET), 2020.
- [5] Vazgen Melikyan, Davit Musayelyan, "Multi-Voltage and Multi-Threshold Low Power Design Techniques for ORCA Processor Based on 14 nm technology", 2018 IEEE 38th International Conference on Electronics and Nanotechnology.
- [6] Nirmaladevi, K., Sundararajan, J. Low power NoC architecture based dynamic reconfigurable system. *Journal, Cluster Computing* 22, 11489–11500, 2019.
- [7] Mohamed Chentouf, Alaoui Ismaili Zine El Abidine, "Evaluating the Impact of Max Transition Constraint Variations on Power Reduction Capabilities in Cell-Based Designs", Article, *Journal of Low Power Electronics and Applications*, 2017.
- [8] S. Lerner and B. Taskin, "Slew Merging Region Propagation for Bounded Slew and Skew Clock Tree Synthesis," in *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 27, no. 1, pp. 1-10, Jan. 2019.
- [9] Davit Babayan, "Power Optimization Approach of ORCA Processor for 32/28nm Technology Node", in *IEEE Access*, 2015.
- [10] Siddalinga Aland, V. Venkateswarlu, Rohith B.R, "Block Level Physical Design of Interfacing Module in RISC Core", *International Journal of Innovative Technology and Exploring Engineering (IJITEE)* ISSN: 2278-3075, Volume-1 Issue-3, 2012.
- [11] M. Young, *The Technical Writer's Handbook*. Mill Valley, CA: University Science, 1989.